

FIG. 34

· Frequency control signal / (1 bit)

Instruction format




FIG. 4

FIG. 5B







FIG. 6A





clock cycle divided by two

of oscin



Complier


Program source

\*0: Frequency control signal for setting sysclk to oscillation clock cycle of oscin\*1: Frequency control signal for setting sysclk to oscillation clock cycle divided by two of oscin

S103

Disposition into ROM


Conversion into ROM code



= add control bit to instruction code preceding set fast/set slow = add control bit to instruction code succeeding set fast/set set fast/set slow + preceding not-more-than-2-cycle instruction set fast/set slow + preceding not-less-than-3-cycle instruction

S100

Program source



S101

Complier

S102

Conversion into ROM code S103

Disposition into ROM

\*0: Frequency control signal for setting sysclk to oscillation clock cycle of oscin \*1: Frequency control signal for setting sysclk to oscillation clock cycle divided by two of oscin




FIG. 9B

Extension codes for oscillation clock cycle: no extension code,0010,0011 Extension codes for oscillation clock cycle divided by two:0100,0101,0110

\$100

Program source


set fast + instruction = extension code for oscillation clock cycle + machine code set slow + instruction = extension code for oscillation clock cycle divided by two + machine code

S101

Complier

**S102** 

Conversion into ROM code



(0011): Extension code for oscillation clock cycle (0101): Extension code for oscillation clock cycle divided by two

S103

Disposition into ROM




FIG. 11

FIG. 12A

